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Abstract
The growing gap between processor and memory speeds results in complex memory hi-
erarchies as processors evolve to mitigate such divergence by taking advantage of the
locality of reference. In this direction, the BSC performance analysis tools have been
recently extended to provide insight relative to the application memory accesses depict-
ing their temporal and spatial characteristics, correlating with the source-code and the
achieved performance simultaneously. These extensions rely on the Precise Event-Based
Sampling (PEBS) mechanism available in recent Intel processors to capture information
regarding the application memory accesses. The sampled information is later combined
with the Folding technique to represent a detailed temporal evolution of the memory
accesses and in conjunction with the achieved performance and the source-code counter-
part. The results obtained from the combination of these tools help not only application
developers but also processor architects to understand better how the application be-
haves and how the system performs. In this paper, we describe a tighter integration of
the sampling mechanism into the monitoring package. We also demonstrate the value
of the complete workflow by exploring already optimized state–of–the–art benchmarks,
providing detailed insight of their memory access behavior. We have taken advantage of
this insight to apply small modifications that improve the applications’ performance.
Keywords: performance analysis, memory references, sampling, instrumentation
1. Introduction
The growing gap between processor and memory speeds leads to more and more com-
plex memory hierarchies as processors evolve generation after generation. The memory
hierarchy is organized in different strata to better exploit the applications’ temporal and
spatial localities of reference. On one end of the hierarchy lie extremely fast, tiny and
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power-hungry registers while on the other end there is the slow, huge and less energy-
consuming DRAM. In between these two extremes, there are multiple cache levels that
mitigate the expense of bringing data from the DRAM when the application exposes
either spatial or temporal locality. Still, researchers and manufacturers look for alter-
natives to improve the memory hierarchy and energy use. For instance, they consider
additional integration directions so that the memory hierarchy adds layers as scratchpad
memories, stacked 3D DRAM [1] and even non-volatile RAM [2].
A proper analysis of the application memory references and its data structures is
vital to identify which application variables are referenced the most, their access cost, as
well as to detect memory streams. All this information might provide hints to improve
the execution behavior by helping prefetch mechanisms, suggesting on the usage of non-
temporal instructions, calculating reuse distances, tuning cache organization and even
facilitating research to exploit multiple levels of main memory in future systems. Two ap-
proaches are typically used to address these studies. On the one hand, instruction-based
instrumentation tools monitor load/store instructions and decode them to capture the
referenced addresses and the time to solve the reference. While this approach accurately
correlates code statements with data references, it usually introduces significant over-
heads that alter the observed performance and challenges the analysis with large data
collections and/or time-consuming analysis, and is thus not practical for production
runs. On the other hand, some processors have enhanced their Performance Monitor-
ing Unit (PMU) to sample memory instructions based on a user specified period and
capture data such as the referenced address and time to solve the reference. The latter
mechanisms help to limit the amount of data captured and the overhead imposed and
thus allow targeting production application runs. However, the results obtained using
statistical approximations may require sufficiently long runs to approximate the actual
distribution; still, highly dynamic access patterns or rare performance excursions may
be missed.
The Extrae instrumentation package [3] and the Folding tool [4] belong to the BSC
performance tools suite and have been recently extended in two directions so as to explore
the performance behavior considering the application data objects and the references to
them [5]. However, this initial implementation was more a prototype research combining
two monitoring tools (Extrae and the perf tool [6]) before representing their results
through the Folding tool. In this approach, Extrae monitored the data object allocation
and perf provided the application references to the objects using the PMU extensions
found in recent Intel processors such as Precise Event-Based Sampling (PEBS) [7]. This
approach resulted in several problems such as: the necessity to synchronize between
the two tools using a kernel module, the inability to multiplex over loads and stores,
complex running mechanisms and the expense of using two tools with some overlapping
functionalities at the same time.
In this document we describe a tighter integration between the BSC monitoring tools
and PEBS which allows:
• removing the necessity of the perf tool and thus simplifying the collection mecha-
nism by using the perf kernel infrastructure directly from Extrae, and
• taking advantage of multiplexing capabilities to monitor load and store instructions
in a single application execution.
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In this paper we also demonstrate the value of these tools by thoroughly exploring the
performance results of two state–of–the–art benchmarks; from those results we suggest
small code modifications that improve their efficiency.
The organization of this paper is as follows. Section 2 comprehensively describes the
way memory access data is collected and presented to the user. Section 3 follows with
exhaustive performance and memory access analyses of several benchmarks including
code modifications that improve them. Then Section 4 contextualizes this tool with
respect to the state-of-the-art tools. Finally, Section 5 draws some conclusions.
2. Extensions to the BSC performance tools
This section covers the extensions applied to Extrae as well as Folding . The modifica-
tions on Extrae focus on capturing information regarding the application data structures
and collect references to these structures. The additions to the Folding tool help to
understand how the application references the memory from the time perspective and
to correlate these accesses with the application source code as well as its performance
bottlenecks.
2.1. Extensions to Extrae
Extrae is an open-source instrumentation and sampling software which generates
Paraver [8] timestamped event traces for offline analysis. The package monitors several
programming models (MPI, OpenMP, OmpSs and POSIX threads to name a few) to
allow the analyst to understand the application behavior. Although Extrae offers its own
API for manual instrumentation, it is also capable of monitoring in-production optimized
binaries by taking advantage of the shared-library preloading mechanisms. The package
can also multiplex performance counters (both temporal- and rank-based) capturing more
performance counters over the application run than the underlying hardware can sample
at any given time. The sampling mechanism is implemented on top of time-based alarms
provided by the operating system as well as overflowing hardware counter mechanisms.
To help the analyst understand the access patterns, it is valuable to map addresses to
actual application data structures. Consequently, Extrae has been extended to capture
some properties of static and dynamic variables. With respect to the static variables, the
instrumentation package scans the symbols within the application binary image using
the binutils library1 to acquire their name, starting address and size. To cover the
dynamically allocated variables, the monitoring package has been extended to instrument
the malloc-related routines. Extrae captures their input parameters and output results
to determine the starting address and size, as well as a portion of the call-stack in order
to locate them within the user code. Similar information is captured for dynamically
allocated variables yet since they do not have a name, their top-most allocation call-
stack is used to identify them. Since applications may allocate and de-allocate lots of
variables during the application lifetime, Extrae ignores allocations smaller than a given
threshold (that defaults to 1 MByte but can be changed by the user). Finally, Extrae
captures the references to the local (stack) variables, but the tool cannot track their
creation and thus these references remain unnamed.
1http://www.gnu.org/software/binutils
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Figure 1: The extensions to the Extrae instrumentation package allow monitoring at instrumentation
points as well as PEBS-based points.
For monitoring the application’s memory references, Extrae uses the PEBS infras-
tructure and it can be extended to support others [9, 10]. Extrae relies on PAPI [11] to
collect the value of hardware performance counters from the PMU but PAPI does not
capture the PEBS generated information2. Consequently, Extrae has been modified to
use the perf subsystem of the Linux kernel to monitor the memory references. The met-
rics associated to these references vary depending on the monitored performance counter
and even within processor families. For instance, Intel R© Xeon R© processors extend PEBS
with Load-Latency features that allow monitoring load instructions and provide the ad-
dress referenced, the cost in cycles of bringing the data in from memory and which part
of the memory hierarchy served the data for the load instructions. However, store in-
structions just provide information regarding the address referenced and whether the
access hit in cache. We also outline that Extrae’s capabilities to multiplex performance
counters have been extended to multiplex PEBS counters. This feature allows to monitor
load and store instructions in a single run rather than executing the application twice
and the consequent difficulties on matching the address space on both executions.
One caveat regarding the PEBS infrastructure is that it uses a buffer allocated by
the performance tool to store the observed references and when the buffer is filled, it
is processed by the performance tool. However, since PEBS records do not contain a
time-stamp3, our approach relies on Extrae allocating a 1-entry buffer and when PEBS
signals the tool, the signal handler associates a time-stamp to the sample.
The illustration shown in Figure 1 depicts where the instrumentation and sampling
combined monitoring capabilities occurs during the application execution. In the figure,
black markers represent instrumentation-based points that record when a routine has
started or finished executing while red markers represent when the PMU has signaled the
application for a PEBS sample after X loads. The monitors executed by instrumentation
points typically capture performance counters and the top executing routine while PEBS
samples capture performance counters, a portion of the call-stack and the PEBS record
associated with the sample.
2.2. Extensions to Folding
The Folding tool takes advantage of the repetitive nature of many applications (es-
pecially in the HPC environment) and combines inexpensive coarse-grain sampling and
2As of the latest released PAPI version (5.5.1)
3Intel Skylake generation introduces time-stamps in the PEBS records.
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Figure 2: Illustration of the folding process. The instrumentation points are represented by black markers
and labeled as Ix, where odd and even subindices x ∈ {1, 2, 3, 5, 6} represent entry and exit points,
respectively. The folded samples in the synthetic instance preserve their original color for clarification
purposes.
instrumented information to provide detailed progression within a repetitive computing
region. To this end, the tool employs the information contained in Paraver trace-files
and processes its data. The mechanism gathers and combines data of delimited repetitive
regions through instrumentation (henceforth, instances) spread along the trace-file and
generates a synthetic instance that reports the evolution of the metrics associated to the
samples in the corresponding actual instances.
The folding projects the collected samples into a synthetic instance preserving their
time since the start of their respective instance; so, a sample fired at time Ts within an
instance that starts at Ti gets mapped into the representative region at time δs, where
δs = Ts − Ti, as illustrated in Figure 2. The top of the figure depicts a time-line of an
application with a repetitive region that has been executed three times during the whole
execution whereas the bottom part schematizes the folding results.
As a result of this process, the folding combines information from multiple instances
into a single synthetic instance regardless of the sampling frequency used and at a con-
stant sampling rate, the increase of the volume is directly related to the number of
instances folded. In order to increase the number of samples, a user may execute its
application with more time-steps or even take advantage of parallel executions, where
multiple processes execute the same region of code, instead of increasing the sampling
frequency and consequently, the overhead. Hence, the folded samples represent the pro-
gression in shorter periods of time independent of the monitoring sampling frequency,
and also, the longer the runs the more samples get mapped into the synthetic instance.
The tool processes the performance counters and the call-stack information associated
with each sample to provide information on the nature of the bottlenecks and their loca-
tion within the source-code. The inclusion of the memory references into Extrae enables
the Folding mechanism to take advantage of the memory reference samples and to col-
locate all the metrics (source code, memory references and node-level performance, such
as MIPS rate and cache miss ratios per instruction) in one report per region. However,
due to the Address Space Layout Randomization security techniques4 different processes
present differences in their address space and thus the folding cannot combine memory-
related information from multiple processes.
4https://lwn.net/Articles/546686
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3. Application evaluation
We have evaluated several applications on the Jureca system [12] to show the us-
ability of the extensions described above when exploring the load and store references.
Each node of the system contains two Intel Xeon E5-2680v3 (codename Haswell) 12-core
processors with hyper-threading enabled, for a total of 48 threads per node. The nominal
and maximum “turbo” processor frequencies are 2.50 GHz and 3.30 GHz, respectively.
The processor has three levels of cache with a line size of 64 bytes: level 1 are two in-
dependent 8-way 32 KByte caches for instructions and data, level 2 consists of an 8-way
unified 256 KByte cache, and level 3 is a 20-way shared unified 30,720 KByte cache. The
system runs Linux 3.10.0, has the GNU v4.8.5 and Intel R© C and Fortran compilers v15.0
and uses Intel R© MPI library v5.1. With respect to the application monitoring, although
the BSC performance tools suite provides mechanisms to detect regions of interest auto-
matically, we have manually instrumented the main iteration loop body of the respective
applications. The main reason is that the tool that automatically detects regions splits
them using parallel programming model run-time calls, such as MPI or OpenMP, and
thus breaks an iteration into several parts, whereas we want to provide the results for the
execution of a complete iteration. With respect to the Extrae configuration, we have only
captured dynamically-allocated objects that are larger or equal than 32 KByte. Appli-
cations have been sampled every 137K load and every 8231K store instructions ensuring
an overhead below 5% and the package has been configured to multiplex them every
15 seconds. The sampling periods are chosen to be prime numbers so that it becomes
very unlikely that the sampling and the application periods get correlated. The difference
between the load and store sampling frequency is explained because the Load-Latency
feature already subsamples load instructions through a randomization tagging mecha-
nism that results in capturing more store samples than load samples when exploring
codes with a similar number of loads and store instructions.
3.1. Stream
For exemplification purposes, we have monitored the serial version of the Stream
benchmark [13]. The benchmark has been compiled using the GNU compiler suite with
each array being of size N=2×107. Since Stream accesses statically allocated variables
through ordered linear accesses, we have modified the code so that: (i) the b array is
no longer a static variable but allocated by malloc and (ii) the scale kernel loads data
from pseudo-random indices from the c array. Due to modification (ii), scale executes
additional instructions and exposes less locality of reference, thus we have reduced the
loop trip count in this kernel to N/8 to compensate its longest duration. A simplified
version of the code (in which kernel routines have been inlined) looks like:
for i := 1 to NTIMES do ! main loop
Extrae function begin() ! Mark begin body loop
for j := 1 to N do c[j] := a[j]; od ! Copy
for j := 1 to N/8 do b[j] := s ∗ c[random(j)]; od ! Scale
for j := 1 to N do c[j] := a[j] + b[j]; od ! Add
for j := 1 to N do a[j] := b[j] + s ∗ c[j]; od ! Triad
Extrae function end() ! Mark end body loop
od
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Figure 3: Analysis of the modified version of the Stream benchmark using the results from the Folding
tool. There are triple correlation time-lines for the main iteration (from top to bottom): source code,
addresses referenced and performance.
Figure 3 shows the result of the extensions to the Folding mechanism. The figure
consists of three plots: source code references (top), address space load references (mid-
dle), and performance metrics (bottom). In the source code profile each color represents
the active routine (identified by a label of the form X [n], where X refers to the ac-
tive routine, and n refers the most observed code line). Additionally, the purple dots
represent a time-based profile of the sampled code lines where the top (bottom) of the
plot represents the begin (end) of the source file. This plot shows that the application
progresses through four routines (each representing a kernel) and that most of the ac-
tivity observed of each of these routines occurs in a tiny amount of lines. The second
plot depicts the address space, including variable names of allocated objects and memory
references to the address space. On this plot, the variables (either static or dynamically
allocated) and their size are on the left Y-axis, if any, and the right Y-axis shows the
address space. The dots in this plot show a time-based profile of the addresses referenced
through load/store instructions. If the instruction is a load, its color indicates the time
to solve the reference based on a gradient that ranges from green to blue referring to
low and high values, respectively. Store instructions are colored in black. Finally, the
third plot shows in black the achieved instruction (MIPS) rate (referenced on the right
Y-axis) within the instrumented region, as well as the L1D, L2 and L3 cache misses per
instruction (on the left Y-axis) using red, orange and yellow, respectively. This way, the
performance analyst can correlate different metrics of the performance and see how they
progress as the execution traverses code regions and accesses data objects.
From the analysis of the figure, we want to outline several phenomena exposed. First,
as expected, the access pattern in the Scale kernel to the variable c shows a randomized
access pattern with lots of high-latency (blue) references while storing a portion of the
memory allocated in line 181 from file stream.c (that was the previous variable b).
The straight lines formed by the references in the rest of the routines denote that they
linearly advance and thus expose spatial locality, and also the greenish color indicates
that these references take less time to be served. Second, the instructions within routines
Add and Triad reference two addresses per instruction on average, the loaded data comes
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Table 1: Classification and average costs of different accesses to the memory hierarchy per routine for
the modified version of the Stream Benchmark.
Routine Metric Memory hierarchy part
L1 LFB L2 L3 DRAM
Copy
% of load references 75.8% 22.5% 1.0% 0% 0.5%
Average cost (in cycles) 7 28, 40 14 n/a 400
Scale
% of load references 1.2% 80.5% 0% 4.6% 13.8%
Average cost (in cycles) 7, 9 300, 340 n/a 70 350, 800
Add
% of load references 3.8% 73.1% 0% 18.6% 3.8%
Average cost (in cycles) 7 50, 100 n/a 70 400,440
Triad
% of load references 9.4% 74.2% 3.9% 8.9% 3.4%
Average cost (in cycles) 7 74, 108 19 84 350
from two independent variables (or streams) simultaneously, and their accesses go from
low to high addresses honoring the code. Finally and surprisingly, the Copy routine
accesses the array in a downwards direction although the loop is written with its index
going upwards. This effect occurs because the compiler has replaced the loop by a call
to memcpy (from glibc 2.17) that reverses the loop traversal, unrolls the loop body and
uses SSSE3 vector instructions (through the actual implementation memcpy ssse3 back).
The third plot shows in black the achieved instruction (MIPS) rate (referenced on the
right Y-axis) within the instrumented region, as well as the L1D, L2 and L3 cache
misses per instruction (on the left Y-axis) using red, orange and yellow, respectively. We
notice that the Triad and Copy benchmarks achieve the highest and lowest MIPS rates,
respectively. The low MIPS rate in Copy may be explained because the kernel executes
vector instructions and these instructions take more cycles to complete, but as a single
instruction operates on multiple data, it finalizes faster. Additionally, while we would
expect a huge difference regarding MIPS in Scale due to the introduction of the random
access to the variable, we notice that the instruction rate is not that different. This
happens because the random() function implementation is inlined within the function
and avoids accessing memory by means of registers; thus, the additional instructions do
not miss in the cache and reduce the cache miss ratio per instruction. Globally speaking,
we notice that the L2 cache miss ratio is a bit lower than that of L1, suggesting that
it provides little benefit for this benchmark because L2 is not sufficiently large to keep
the working set. More specifically, we observe in the Scale kernel that the L1D, L2
and L3 miss ratios are very similar (about 5%) indicating that each instruction that
misses on L1D is likely to miss on L2 as well as to miss on L3, as a result of the low
temporal locality. In addition, we can manually estimate the used memory bandwidth
used in kernels that linearly access to variables (such as Copy, Add and Triad) if we
consider that the whole variable is traversed (i.e. the loop has 1-stride access). Given
these assumptions, the estimations indicate that Copy and Triad may use 20,097 and
15,263 MB/s of the memory bandwidth. While these numbers are far from the nominal
maximum memory bandwidth (68 GB/s5) for a single socket, the benchmark ran with
one thread/process only and thus it is unlikely that it can saturate the memory bus.
5http://ark.intel.com/products/81908/Intel-Xeon-Processor-E5-2680-v3-30M-Cache-2_
50-GHz
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Table 2: Association for the labels shown in the Figure 4a, including the most observed code line (MOCL)
for each region.
Label User function MOCL Duration
A
a1 CalcVolumeForceForElems 1,105 268 ms
a2 CalcVolumeForceForElems 1,121 268 ms
B CalcHourglassControlForElems 1,072 208 ms
C LagrangeNodal 1,263 80 ms
D CalcLagrangeElements 1,609 258 ms
E CalcQForElems 1,998 241 ms
F ApplyMaterialPropertiesForElems 2,424 616 ms
Table 3: Classification and average costs of different accesses to the memory hierarchy per routine for
the Lulesh benchmark.
Region Subregion Metric Memory hierarchy part
L1 LFB L2 L3 DRAM
a1
% of load references 99.66% 0.05% 0.28% 0% 0%
A
Average cost (in cycles) 7 25 14 n/a n/a
a2
% of load references 99.59% 0.14% 0.20% 0.06% 0%
Average cost (in cycles) 7 20 14 80 n/a
B
% of load references 98.37% 0.54% 1.00% 0.07% 0%
Average cost (in cycles) 7 21 14 49 n/a
C
% of load references 98.80% 1.19% 0% 0% 0%
Average cost (in cycles) 7 15 n/a n/a n/a
D
% of load references 99.44% 0.12% 0.36% 0% 0.06%
Average cost (in cycles) 7 14 14 n/a 350
E
% of load references 98.13% 0.7% 1.16% 0% 0%
Average cost (in cycles) 7 14 14 n/a n/a
F
% of load references 96.55% 2.48% 0.45% 0.16% 0.33%
Average cost (in cycles) 7 95, 230 14, 19 109 300, 600
We have also explored the synthetic trace-files generated by the Folding tool using
Paraver. Table 1 summarizes these results by showing the proportion of memory accesses
to the different parts of the memory hierarchy as well as the average cost when accessing
each part depending on the active routine. The first observation of this table is the
important contribution of the Line-Fill Buffer (LFB) in terms of percentage of accesses
as well as in terms of the average cost in cycles. The LFB is a buffer that keeps track
of already requested cache-lines, so memory references served by the LFB refer to load
instructions that are exposing spatial locality but still need to wait for the initial load
to bring the data from memory, thus the cost depends on the distance between cache
misses. We highlight that LFB and DRAM costs show multi-modal behaviors with high
variability. For instance, in the Scale kernel, data coming from DRAM takes either 350
or 800 cycles. It is also worth mentioning that DRAM and LFB provide about 13.8%
and 80.5% of the data to the Scale routine, respectively indicating a poor efficiency of
the L1, L2 and L3 caches as a result of adding a random indirection.
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(a) Folding results for the main computation region of the Lulesh 2.0 benchmark.
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(b) Folding results for the main computation region of the Lulesh 2.0 benchmark after the code modifica-
tions (at the same time-scale as in Figure 4a).
Figure 4: Analysis of Lulesh 2.0.
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Table 4: Top 5 referenced variables in Lulesh identified by their allocation call-site.
Allocation site Size % of references Comment
lulesh.h 156 7 MB 1.23% coordinates
lulesh.h 163 27 MB 1.20% node list
lulesh.h 143 7 MB 0.91% forces
lulesh.h 154 7 MB 0.89% accelerations
lulesh.h 147 7 MB 0.74% velocities
3.2. Lulesh v2.0
The Livermore Unstructured Lagrange Explicit Shock Hydrodynamics (LULESH)
proxy application [14] is a representative of simplified 3D Lagrangian hydrodynamics on
an unstructured mesh. We have compiled the reference code of the application6 using
the Intel compiler suite with the -O3 -xavx -g compilation flags. We have instrumented
the main iteration loop of the application and executed using 27 MPI processes on two
nodes of Jureca with a problem size 963 for 200 iterations.
Figure 4a shows the evolution of the code regions, accesses to the address space and
the performance within the main iteration of the benchmark. Due to lack of space in the
plot, we have added labels (A-F) manually and the correspondence between the labels
and Table 2 shows the name of the routines. The main loop traverses seven application
regions labeled A-F, in which A is divided into two phases (a1 and a2). Regions A-E
show good MIPS performance with IPC rates close to 2, while region F exposes a much
lower performance. Such lower performance is correlated with an increase of the cache
misses per instruction at all cache levels but still below 4%. The high part of the address
space refers to local variables allocated on the stack and the rest of the allocations are
performed through the new C++ language construct. In general, we observe a larger
number of modifications within the stack region compared to the other parts of the
address space. We also notice that region a2 writes on a region of the memory space
(prefixed with 0x2ab) that is later read from region B and that phases E and F modify
disjoint parts of the lower address space. This information would be valuable when
searching for parallelization opportunities using data-dependent task-based programming
models.
Table 3 provides detailed access statistics for the identified regions within the main
iteration. We see a general trend: L1 serves most of the memory references, except for
Region F that shows a high value in the number of accesses provided by the LFB and
the access cost exposes a bi-modal behavior between 95 and 230 core cycles.
Further analysis shows that there are many referenced memory objects and the most
observed are tabulated in Table 4. The most referenced objects involve the nodelist
(allocated in lulesh.h line 163), and the coordinates, the forces, the accelerations and
the velocities of each element. The four latter objects implement 3D floating-point arrays
using 3 C++ vector containers (one per dimension) in a C++ class, such as a struct of
arrays (SoA). This method to store the data may not be efficient because the code pointed
by Table 2 shows concurrent accesses to the 3 dimensions per element, which may result
6Downloaded from https://codesign.llnl.gov/lulesh/lulesh2.0.3.tgz with SHA-1
541763c5015d094c667a79b004c22a78164fa4a4.
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in poor locality because memory references point to different containers. Consequently,
we have changed the implementation of these 3D floating-point arrays to an array of
structs (AoS) which increases locality with this access pattern. With this change, the
Figure Of Merit (FOM) increased from 11891.71z/s to 12414.23z/s, a 4.40% increase.7
Additionally, if we focus on the longest region (F) and explore the pointed code line,
we observe it refers to an inline function invocation to the routine EvalEOSForElems.
The main loop of this routine consists of 3 inner loops that iterate over the number of
elements and additional conditionals that may also execute an additional loop over all
the elements. By joining these loops to increase the locality and reduce the number of
branch instructions, the FOM increased to 12480.03z/s (a 4.80% increase from baseline).
Figure 4b shows the results for the Folding process when applied to the modified binary.
While the application behavior does not change abruptly, the overall MIPS rate is higher
by 2% responding to a L1 data-cache miss reduction by 9.6%. The optimized version also
executes 2% less number of instructions due to the reduction of the branch instructions
executed (15.8%).
3.3. HPCG v3.0
The High Performance Conjugate Gradient (HPCG) code benchmarks computer sys-
tems based on a simple additive Schwarz, symmetric Gauss-Seidel preconditioned conju-
gate gradient solver [15]. We have compiled the reference code of the application8 using
the Intel compiler suite with the -O3 -xavx -g compilation flags. We have executed the
benchmark using 24 MPI processes on a single node of the Jureca system using a problem
size nx=ny=nz=104. The application undergoes first a setup phase to test the system
resilience and ability to remain operational and then the application runs the execution
phase. In this analysis, we have ignored the setup phase and have covered the execution
phase only.
On a preliminary analysis of the application, we observed that most of the PEBS
references were not associated to a memory object. This occurs because the application
allocates its data using many consecutive allocations below the default threshold (100s
of bytes). The data objects are allocated using two different mechanisms in lines 108-110
and 143 within the file GenerateProblem ref.cpp, respectively. The first set of objects
are allocated through the new C++ language construct while the second set are allocated
through the []-operator of the C++ STL-based map structures. To avoid creating huge
event trace-files, we grouped these allocations in two groups by manually wrapping the
first and last addresses of each group of allocations using instrumentation capabilities.
Even though memory allocators may use different arenas (each on a different part of
the address space) to reduce memory fragmentation, this approach served our purposes
because the allocated regions were located in consecutive addresses. However a more
general way to monitor a huge amount of small allocations may be needed in the future.
Figure 5a shows the result of the folding tool when applied to the modified version
of the HPCG benchmark and Table 5 associates the code regions (A-E) shown in the
figure with the actual code. We notice that each iteration consists of two rounds of calls
7As a side note, the benchmark includes a header file (lulesh tuple.h) to apply this change to
additional structures than those we indicated but its usage reduced the FOM to 11081.57 z/s.
8Downloaded from http://www.hpcg-benchmark.org/downloads/hpcg-3.0.tar.gz with SHA-1
39e1b7e45e67845f8551ff3c6ace5d3bc021524a.
12
Table 5: Code association for the labels shown in Figure 5a including the most observed code line
(MOCL) for each region.
Label User function MOCL Duration
A
a1 ComputeSYMGS ref 76 147 ms
a2 ComputeSYMGS ref 95 143 ms
B ComputeSPMV ref 68 116 ms
C ComputeMG ref 47 96 ms
D
d1 ComputeSYMGS ref 76 147 ms
d2 ComputeSYMGS ref 95 143 ms
E ComputeSPMV ref 68 136 ms
Table 6: Classification and average costs of different accesses to the memory hierarchy per routine for
the HPCG Benchmark.
Region Subregion Metric Memory hierarchy part
L1 LFB L2 L3 DRAM
a1
% of load references 58.8% 30.7% 1.8% 1.6% 1.2%
A
Average cost (in cycles) 7 15, 70 14 50 350, 450
a2
% of load references 61.8% 21.8% 2.2% 1.6% 2.0%
Average cost (in cycles) 7 15 14 65 350, 700
B
% of load references 58.9% 30.9% 1.5% 1.6% 1.2%
Average cost (in cycles) 7 60 14 65 540
C
% of load references 62.2% 24.8% 2.0% 1.4% 2.0%
Average cost (in cycles) 7 70 14 110 300, 450
d1
% of load references 59.9% 30.5% 2.2% 1.0% 1.4%
D
Average cost (in cycles) 7 15, 70 14 50 350
d2
% of load references 62.7% 22.5% 1.7% 1.0% 2.3%
Average cost (in cycles) 7 15 15 50 350
E
% of load references 57.1% 33.8% 1.7% 1.5% 0.5%
Average cost (in cycles) 7 15, 50 16 70 270, 330
to ComputeSYMGS ref (labels A and D) and ComputeSPMV ref (labels B and E) and in
between there is a call to ComputeMG ref (label C). We identify linear accesses in the
higher and lower part of the address space. More precisely, regions A and D present
a phase (labeled as a1 and d1 in blue) that accesses the address space from lower to
upper addresses followed by a phase (labeled as a2 and d2 also in blue) that accesses
the address space from upper to lower addresses. The lower to upper accesses represent
one forward sweep, while the upper to lower accesses represent a backward sweep. It is
worth to note that there are no stores (i.e. black points) in the lower part of the address
space in the execution phase, suggesting that data has been written in the setup phase.
From the performance perspective, the code does not exceed 1500 MIPS, representing
an IPC of 0.6 considering the nominal frequency. The transitions between phases are
the exceptions; the performance shows an increase on the instruction rate and branch
instructions and a reduction of the cache misses. Within routines, the instruction rate
increases marginally when the application moves from forward sweep to backward sweep
(regions a1 to a2 and d1 to d2). Table 6 shows that the backward sweeps hit approx-
imately 3% more in L1D compared to forward sweeps, about 8-9% less in LFB and an
additional 1% of the references miss in all the caches and have to go to DRAM. Since the
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Table 7: Top 5 referenced variables in HPCG identified by their allocation call-site.
Allocation site Size % of refs Comment
GenerateProblem ref.cpp 1247 617 MB 46.21% sparse matrix
GenerateProblem ref.cpp 2058 89 MB 4.96%
global/local maps
local/global maps
GenerateProblem ref.cpp 1247 78 MB 4.74% sparse matrix
GenerateProblem ref.cpp 1247 10 MB 0.70% sparse matrix
GenerateProblem ref.cpp 1247 1517 kB 0.44% sparse matrix
results shown in Figure 5a indicate that a1 and a2 traverse the whole data structure, the
approximations for the memory bandwidth while traversing the structure are 4197 MB/s
and 4315 MB/s, respectively. In comparison, the observed bandwidth while traversing
the same structure in region B achieves 6427 MB/s. Opposed to the previous Stream
example, it is worth remembering that in this execution there were a total of 24 MPI
ranks running in the same node and this result represents the observations for a single
process; thus it has to share the bandwidth with the remaining MPI processes. We also
notice that data provided by LFB presents multi-modal cost access that is difficult to
characterize.
The results shown in Table 7 prove the high number of references to the memory
objects that we earlier wrapped. It is known that the C library does not provide con-
secutive addresses to consecutive allocation calls because of (i) internal book-keeping to
track free blocks, (ii) minimum allocation size, and (iii) alignment padding if needed.
Consequently, the allocated object using many small allocation calls will not be as com-
pact as the object being allocated by a single large allocation, thus improving the spatial
locality of reference. With this in mind, we changed the allocation of the data objects to
minimize the number of allocations and the results. Using this modified version of the
code, the FOM reported by the benchmark increased from 9.95 to 15.64 GFLOP/s (57%
higher than the original) and the performance results of the new version are shown in
Figure 5b. The figure shows that the main computation phase on the new version lasts
approximately 618 ms (37% less) and that cache misses have decreased (for instance,
L1D misses [in red] are always below 5%). Regarding the address space, we observe the
following. First, the (wrapped) memory object allocated in GenerateProblem ref.cpp
line 124 split into two memory objects. Second, the (wrapped) object allocated in the
original version occupied 617 MB while the two objects of the newer version occupy a to-
tal of 346 MB (56% of original size), which means that the data is more packed and shall
expose better spatial locality. Third, linear accesses that we recognized in the (wrapped)
object are still visible in the two objects but there are concurrent linear accesses to both.
With respect to performance, we notice a higher MIPS rate (70% increase compared to
the original) due to improved cache usage that largely compensates the additional in-
structions executed (7%). Regions a1, a2 and B show less bandwidth usage (3844, 4325
and 5580 MB/s respectively) than the previous version which means that there is room
for growth.
7This line code corresponds to lines 108-110 before any code change.
8This line code corresponds to lines 132-134 before any code change.
14
0.00
0000
0000
C
od
e 
lin
e
ghost
bottom
top
Aa1 a2 B C Dd1 d2 E
2adfdcc6d340
2adfde904f68
2adfe059cb90
2adfe22347b8
2adfe3ecc3e0 Addresses referenced000000000007
00000a1f1004
0000143e2001
00001e5d2ffe
0000287c3ffb
124_GenerateProblem_ref.cpp|617 MB
205_GenerateProblem_ref.cpp|89 MB124 78
0.00
0.05
0.10
0.15
0.20
0.25
0.30
0.00 196.12 392.24 588.36 784.48 980.60
0
500
1000
1500
2000
2500
3000
C
ou
nt
er
 / 
in
st
ru
ct
io
n
Time (ms)
M
IPS
Branches L1D miss L2 miss L3 miss MIPS
(a) Folding results for the main computation region of the HPCG 3.0 benchmark.
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(b) Folding results for the main computation region of the HPCG 3.0 benchmark after the code modifica-
tions (at the same time-scale as in Figure 5a).
Figure 5: Analysis of HPCG 3.0.
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4. Related work
This section describes earlier approaches related to performance analysis tools that
have focused to some extent on the analysis of data structures and the efficiency achieved
while accessing to them. We divide this research into two groups depending on the
mechanism used to capture the addresses referenced by the load/store instructions.
The first group includes tools that instrument the application instructions to obtain
the referenced addresses. MemSpy [16] is a prototype tool to profile applications on a sys-
tem simulator that introduces the notion of data-oriented, in addition to code oriented,
performance tuning. This tool instruments every memory reference from an application
run and leverages the references to a memory simulator that calculates statistics such as
cache hits, cache misses, etc. according to a given cache organization. SLO [17] suggests
locality optimizations by analyzing the application reuse paths to find the root causes
of poor data locality. This tool extends the GCC compiler to capture the application’s
memory accesses, function calls, and loops in order to track data reuses, and then it
analyzes the reused paths to suggest code loop transformations. MACPO [18] captures
memory traces and computes metrics for the memory access behavior of source-level data
structures. The tool uses PerfExpert [19] to identify code regions with memory-related
inefficiencies, then employs the LLVM compiler to instrument the memory references,
and, finally, it calculates several reuse factors and the number of data streams in a loop
nest. Intel R© Advisor is a component from the Intel R© Parallel Studio XE [20] that pro-
vides users insights on applications’ vectorization. It relies on PIN [21] to instrument
binaries and precisely correlates memory access on user selected routines with source-
code. Tareador [22] is a tool that estimates how much parallelism can be achieved in
a task-based data-flow programming model. The tool employs dynamic instrumenta-
tion to monitor the memory accesses of delimited regions of code in order to determine
whether they can simultaneously run without data race conditions, and then it simulates
the application execution based on this outcome. EVOP is an emulator-based data-
oriented profiling tool to analyze actual program executions in a system equipped only
with a DRAM-based memory [23]. EVOP uses dynamic instrumentation to monitor the
memory references in order to detect which memory structures are the most referenced
and then estimate the CPU stall cycles incurred by the different memory objects to de-
cide their optimal object placement in a heterogeneous memory system by means of the
dmem advisor tool [24]. ADAMANT [25] uses the PEBIL instrumentation package [26]
and includes tools to characterize application data objects, to provide reports helping on
algorithm design and tuning by devising optimal data placement, and to manage data
movement improving locality.
The second group of tools take benefit of hardware mechanisms to sample addresses
referenced when processor counter overflows occur and estimate the accesses weight from
the sample count. The Oracle Developer Studio [27] (formerly known as Sun ONE Studio)
incorporates a tool to explore memory system behavior in the context of the application’s
data space [28]. This extension brings the analyst independent and uncorrelated views
that rank program counters and data objects according to hardware counter metrics
and it shows metrics for each element in data object structures. HPCToolkit has been
recently extended to support data-centric profiling of parallel programs [29], providing
a graphical user interface that presents data- and code-centric metrics in a single panel,
easing the correlation between the two. Roy and Liu developed StructSlim [30] on top of
16
HPCToolkit to determine memory access patterns to guide structure splitting. Gime´nez
et al. use PEBS to monitor load instructions that access addresses within memory
regions delimited by user-specified data objects and focusing on those that surpass a
given latency [31]. Then, they associate the memory behavior with semantic attributes,
including the application context which is shown through the MemAxes visualization
tool.
The BSC tools for the memory exploration adopt a hybrid approach combining PEBS-
based sampling and minimal instrumentation usage and its main difference from existing
tools relies on the ability to report time-based memory access patterns, in addition to
source code profiles and performance bottlenecks. Regarding the monitoring mecha-
nism, the tool brings two benefits. First, limiting the instrumentation usage reduces
the overhead suffered by the application and thus increases the representability of the
performance results. Second, the folding mechanism allows the analyst to blindly choose
a low sampling frequency because the mechanism gathers samples from repetitive code
regions into a synthetic one, and consequently minimizes the number of application ex-
ecutions. Regarding the results provided, the inclusion of the temporal analysis permits
time-based studies such as detection of simultaneous memory streams, ordering accesses
to the memory hierarchy, and even, insights for extracting parallelism through task-based
data-flow programming models. The results also allow manually estimating the memory
bus bandwidth usage per variable on a give region of code on linear accesses.
5. Conclusions
Memory hierarchies are getting complex and it is necessary to better understand the
application behavior in terms of memory accesses. The PEBS hardware infrastructure
assists with sampling memory-related instructions and gathering valuable details about
the application behavior. We have used the latest extensions to the Extrae instrumen-
tation package order to enable performance analysts to understand the application and
system behavior in terms of memory accesses even for in-production optimized binaries.
The additional extension to the folding mechanism depicts the temporal evolution of
the memory accesses in a compute region by using a coarse-grain non-intrusive sampling
frequency and minimal instrumentation. The usage of these tools results in thorough
memory access patterns exploration on two state-of-the-art benchmarks without having
to use high-frequency sampling and thus not incurring on large overheads. The explo-
ration included scan of the memory access patterns from a time perspective and the
identification of the most dominant data streams and their temporal evolution along
computing regions. As a result of this exploration, we have proposed small changes to
both of them that improved their performance.
In a more general way and besides the direct optimization efforts, application devel-
opers can use the presented tools to explore how the address space is being accessed and
see if the results fit their expectations. For instance, the results for the modified Stream
show that the user can identify the modification applied to the benchmark as well as the
compiler decision to replace the source code by a memcpy call that accesses the address
space in reverse order compared to what the developer would expect. The HPCG results
show that the main routine traverses the address space two times (in a forward direction
followed by a backward direction) with consequent differences in performance metrics;
also a part of the address space is not modified. HPCG also shows different performance
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values for forward and backward sweeps not only in cache miss ratios but also in the cost
of providing data from memory. Finally, concerning Lulesh, the results show potential
independent load and store accesses to the same parts of the address space by different
routines which may be a valuable insight for using data-dependent task-based program-
ming models. Hardware architects may also find valuable insight in the results obtained.
One possible suggestion according to the Stream results would be to not cache in L2
(or any other cache level) certain parts of the address space for a certain period of time
with the consequent energy savings. Additionally, the results for HPCG indicate that a
portion of the address space is only read during the execution phase and thus this region
may benefit from memory technologies where loads are faster than stores.
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